Borrow it
Coverart for item
The Resource Embedded computer systems : architectures, modeling, and simulation : 7th international workshop, SAMOS 2007, Samos, Greece, July 16-19, 2007 : proceedings, Stamatis Vassiliadis, Mladen Berekovic, Timo D. Hämäläinen (eds.), (electronic resource)

Embedded computer systems : architectures, modeling, and simulation : 7th international workshop, SAMOS 2007, Samos, Greece, July 16-19, 2007 : proceedings, Stamatis Vassiliadis, Mladen Berekovic, Timo D. Hämäläinen (eds.), (electronic resource)

Creator
Contributor
Summary
This book constitutes the refereed proceedings of the 7th International Workshop on Systems, Architectures, Modeling, and Simulation, SAMOS 2007, held in Samos, Greece in July 2007. The 44 revised full papers presented together with 2 keynote talks were thoroughly reviewed and selected from 116 submissions. The papers are organized in topical sections on system modeling and simulation, VLSI architectures, scheduling and programming models, multi-processor architectures, reconfigurable architectures, design space exploration, processor components, embedded processors, SoC for SDR, and wireless sensors
Language
eng
Work
Publication
Extent
1 online resource (xvii, 466 p.)
Contents
  • Keynotes
  • Software Is the Answer But What Is the Question?
  • Integrating VLIW Processors with a Network on Chip
  • System Modeling and Simulation
  • Communication Architecture Simulation on the Virtual Synchronization Framework
  • A Model-Driven Automatically-Retargetable Debug Tool for Embedded Systems
  • Performance Evaluation of Memory Management Configurations in Linux for an OS-Level Design Space Exploration
  • SC2SCFL: Automated SystemC to Translation
  • VLSI Architectures
  • Model and Validation of Block Cleaning Cost for Flash Memory
  • VLSI Architecture for MRF Based Stereo Matching
  • Low-Power Twiddle Factor Unit for FFT Computation
  • Trade-Offs Between Voltage Scaling and Processor Shutdown for Low-Energy Embedded Multiprocessors
  • Scheduling & Programming Models
  • An Automatically-Retargetable Time-Constraint-Driven Instruction Scheduler for Post-compiling Optimization of Embedded Code
  • Improving TriMedia Cache Performance by Profile Guided Code Reordering
  • A Streaming Machine Description and Programming Model
  • Multi-processor Architectures
  • Mapping and Performance Evaluation for Heterogeneous MP-SoCs Via Packing
  • Strategies for Compiling ?TC to Novel Chip Multiprocessors
  • Image Quantisation on a Massively Parallel Embedded Processor
  • Stream Image Processing on a Dual-Core Embedded System
  • Reconfigurable Architectures
  • MORA: A New Coarse-Grain Reconfigurable Array for High Throughput Multimedia Processing
  • FPGA Design Methodology for a Wavelet-Based Scalable Video Decoder
  • Evaluating Large System-on-Chip on Multi-FPGA Platform
  • Design Space Exploration
  • Efficiency Measures for Multimedia SOCs
  • On-Chip Bus Modeling for Power and Performance Estimation
  • A Framework Introducing Model Reversibility in SoC Design Space Exploration
  • Towards Multi-application Workload Modeling in Sesame for System-Level Design Space Exploration
  • Processor Components
  • Resource Conflict Detection in Simulation of Function Unit Pipelines
  • A Modular Coprocessor Architecture for Embedded Real-Time Image and Video Signal Processing
  • High-Bandwidth Address Generation Unit
  • An IP Core for Embedded Java Systems
  • Embedded Processors
  • Parallel Memory Architecture for TTA Processor
  • A Linear Complexity Algorithm for the Generation of Multiple Input Single Output Instructions of Variable Size
  • Automated Power Gating of Registers Using CoDeL and FSM Branch Prediction
  • A Study of Energy Saving in Customizable Processors
  • SoC for SDR
  • Trends in Low Power Handset Software Defined Radio
  • Design of a Low Power Pre-synchronization ASIP for Multimode SDR Terminals
  • Area Efficient Fully Programmable Baseband Processors
  • The Next Generation Challenge for Software Defined Radio
  • Design Methodology for Software Radio Systems
  • Power Efficient Co-simulation Framework for a Wireless Application Using Platform Based SoC
  • A Comparative Study of Different FFT Architectures for Software Defined Radio
  • Wireless Sensors
  • Design of 100 ?W Wireless Sensor Nodes on Energy Scavengers for Biomedical Monitoring
  • Tool-Aided Design and Implementation of Indoor Surveillance Wireless Sensor Network
  • System Architecture Modeling of an UWB Receiver for Wireless Sensor Network
  • An Embedded Platform with Duty-Cycled Radio and Processing Subsystems for Wireless Sensor Networks
  • SensorOS: A New Operating System for Time Critical WSN Applications
  • Review of Hardware Architectures for Advanced Encryption Standard Implementations Considering Wireless Sensor Networks
  • k ?+? Neigh: An Energy Efficient Topology Control for Wireless Sensor Networks
Isbn
9783540736257
Instance
Label
Embedded computer systems : architectures, modeling, and simulation : 7th international workshop, SAMOS 2007, Samos, Greece, July 16-19, 2007 : proceedings
Title
Embedded computer systems
Title remainder
architectures, modeling, and simulation : 7th international workshop, SAMOS 2007, Samos, Greece, July 16-19, 2007 : proceedings
Statement of responsibility
Stamatis Vassiliadis, Mladen Berekovic, Timo D. Hämäläinen (eds.)
Title variation
SAMOS 2007
Creator
Contributor
Provider
Subject
Genre
Language
eng
Summary
This book constitutes the refereed proceedings of the 7th International Workshop on Systems, Architectures, Modeling, and Simulation, SAMOS 2007, held in Samos, Greece in July 2007. The 44 revised full papers presented together with 2 keynote talks were thoroughly reviewed and selected from 116 submissions. The papers are organized in topical sections on system modeling and simulation, VLSI architectures, scheduling and programming models, multi-processor architectures, reconfigurable architectures, design space exploration, processor components, embedded processors, SoC for SDR, and wireless sensors
Member of
Cataloging source
GW5XE
Image bit depth
0
LC call number
QA76.9.A73
LC item number
S28 2007eb
Literary form
non fiction
http://bibfra.me/vocab/lite/meetingDate
2007
http://bibfra.me/vocab/lite/meetingName
SAMOS 2007
Nature of contents
dictionaries
http://library.link/vocab/relatedWorkOrContributorName
  • SpringerLink
  • Vassiliadis, Stamatis
  • Bereković, Mladen
  • Hämäläinen, Timo D
Series statement
Lecture Notes in Computer Science,
Series volume
4599
http://library.link/vocab/subjectName
  • Computer architecture
  • Adaptive computing systems
  • Embedded computer systems
  • Adaptive computing systems
  • Computer architecture
  • Embedded computer systems
  • Informatique
  • Computerarchitektur
  • Eingebettetes System
  • Hardwareentwurf
  • Rekonfiguration
  • Softwareentwicklung
Label
Embedded computer systems : architectures, modeling, and simulation : 7th international workshop, SAMOS 2007, Samos, Greece, July 16-19, 2007 : proceedings, Stamatis Vassiliadis, Mladen Berekovic, Timo D. Hämäläinen (eds.), (electronic resource)
Instantiates
Publication
Antecedent source
mixed
Bibliography note
Includes bibliographical references and index
Color
not applicable
Contents
Keynotes -- Software Is the Answer But What Is the Question? -- Integrating VLIW Processors with a Network on Chip -- System Modeling and Simulation -- Communication Architecture Simulation on the Virtual Synchronization Framework -- A Model-Driven Automatically-Retargetable Debug Tool for Embedded Systems -- Performance Evaluation of Memory Management Configurations in Linux for an OS-Level Design Space Exploration -- SC2SCFL: Automated SystemC to Translation -- VLSI Architectures -- Model and Validation of Block Cleaning Cost for Flash Memory -- VLSI Architecture for MRF Based Stereo Matching -- Low-Power Twiddle Factor Unit for FFT Computation -- Trade-Offs Between Voltage Scaling and Processor Shutdown for Low-Energy Embedded Multiprocessors -- Scheduling & Programming Models -- An Automatically-Retargetable Time-Constraint-Driven Instruction Scheduler for Post-compiling Optimization of Embedded Code -- Improving TriMedia Cache Performance by Profile Guided Code Reordering -- A Streaming Machine Description and Programming Model -- Multi-processor Architectures -- Mapping and Performance Evaluation for Heterogeneous MP-SoCs Via Packing -- Strategies for Compiling ?TC to Novel Chip Multiprocessors -- Image Quantisation on a Massively Parallel Embedded Processor -- Stream Image Processing on a Dual-Core Embedded System -- Reconfigurable Architectures -- MORA: A New Coarse-Grain Reconfigurable Array for High Throughput Multimedia Processing -- FPGA Design Methodology for a Wavelet-Based Scalable Video Decoder -- Evaluating Large System-on-Chip on Multi-FPGA Platform -- Design Space Exploration -- Efficiency Measures for Multimedia SOCs -- On-Chip Bus Modeling for Power and Performance Estimation -- A Framework Introducing Model Reversibility in SoC Design Space Exploration -- Towards Multi-application Workload Modeling in Sesame for System-Level Design Space Exploration -- Processor Components -- Resource Conflict Detection in Simulation of Function Unit Pipelines -- A Modular Coprocessor Architecture for Embedded Real-Time Image and Video Signal Processing -- High-Bandwidth Address Generation Unit -- An IP Core for Embedded Java Systems -- Embedded Processors -- Parallel Memory Architecture for TTA Processor -- A Linear Complexity Algorithm for the Generation of Multiple Input Single Output Instructions of Variable Size -- Automated Power Gating of Registers Using CoDeL and FSM Branch Prediction -- A Study of Energy Saving in Customizable Processors -- SoC for SDR -- Trends in Low Power Handset Software Defined Radio -- Design of a Low Power Pre-synchronization ASIP for Multimode SDR Terminals -- Area Efficient Fully Programmable Baseband Processors -- The Next Generation Challenge for Software Defined Radio -- Design Methodology for Software Radio Systems -- Power Efficient Co-simulation Framework for a Wireless Application Using Platform Based SoC -- A Comparative Study of Different FFT Architectures for Software Defined Radio -- Wireless Sensors -- Design of 100 ?W Wireless Sensor Nodes on Energy Scavengers for Biomedical Monitoring -- Tool-Aided Design and Implementation of Indoor Surveillance Wireless Sensor Network -- System Architecture Modeling of an UWB Receiver for Wireless Sensor Network -- An Embedded Platform with Duty-Cycled Radio and Processing Subsystems for Wireless Sensor Networks -- SensorOS: A New Operating System for Time Critical WSN Applications -- Review of Hardware Architectures for Advanced Encryption Standard Implementations Considering Wireless Sensor Networks -- k ?+? Neigh: An Energy Efficient Topology Control for Wireless Sensor Networks
Dimensions
unknown
Extent
1 online resource (xvii, 466 p.)
File format
multiple file formats
Form of item
  • online
  • electronic
Isbn
9783540736257
Level of compression
uncompressed
Other physical details
ill.
Quality assurance targets
absent
Reformatting quality
access
Specific material designation
remote
Stock number
978-3-540-73622-6
System control number
  • (OCoLC)184920529
  • (OCoLC)ocn184920529
  • (DE-He213)978-3-540-73625-7
Label
Embedded computer systems : architectures, modeling, and simulation : 7th international workshop, SAMOS 2007, Samos, Greece, July 16-19, 2007 : proceedings, Stamatis Vassiliadis, Mladen Berekovic, Timo D. Hämäläinen (eds.), (electronic resource)
Publication
Antecedent source
mixed
Bibliography note
Includes bibliographical references and index
Color
not applicable
Contents
Keynotes -- Software Is the Answer But What Is the Question? -- Integrating VLIW Processors with a Network on Chip -- System Modeling and Simulation -- Communication Architecture Simulation on the Virtual Synchronization Framework -- A Model-Driven Automatically-Retargetable Debug Tool for Embedded Systems -- Performance Evaluation of Memory Management Configurations in Linux for an OS-Level Design Space Exploration -- SC2SCFL: Automated SystemC to Translation -- VLSI Architectures -- Model and Validation of Block Cleaning Cost for Flash Memory -- VLSI Architecture for MRF Based Stereo Matching -- Low-Power Twiddle Factor Unit for FFT Computation -- Trade-Offs Between Voltage Scaling and Processor Shutdown for Low-Energy Embedded Multiprocessors -- Scheduling & Programming Models -- An Automatically-Retargetable Time-Constraint-Driven Instruction Scheduler for Post-compiling Optimization of Embedded Code -- Improving TriMedia Cache Performance by Profile Guided Code Reordering -- A Streaming Machine Description and Programming Model -- Multi-processor Architectures -- Mapping and Performance Evaluation for Heterogeneous MP-SoCs Via Packing -- Strategies for Compiling ?TC to Novel Chip Multiprocessors -- Image Quantisation on a Massively Parallel Embedded Processor -- Stream Image Processing on a Dual-Core Embedded System -- Reconfigurable Architectures -- MORA: A New Coarse-Grain Reconfigurable Array for High Throughput Multimedia Processing -- FPGA Design Methodology for a Wavelet-Based Scalable Video Decoder -- Evaluating Large System-on-Chip on Multi-FPGA Platform -- Design Space Exploration -- Efficiency Measures for Multimedia SOCs -- On-Chip Bus Modeling for Power and Performance Estimation -- A Framework Introducing Model Reversibility in SoC Design Space Exploration -- Towards Multi-application Workload Modeling in Sesame for System-Level Design Space Exploration -- Processor Components -- Resource Conflict Detection in Simulation of Function Unit Pipelines -- A Modular Coprocessor Architecture for Embedded Real-Time Image and Video Signal Processing -- High-Bandwidth Address Generation Unit -- An IP Core for Embedded Java Systems -- Embedded Processors -- Parallel Memory Architecture for TTA Processor -- A Linear Complexity Algorithm for the Generation of Multiple Input Single Output Instructions of Variable Size -- Automated Power Gating of Registers Using CoDeL and FSM Branch Prediction -- A Study of Energy Saving in Customizable Processors -- SoC for SDR -- Trends in Low Power Handset Software Defined Radio -- Design of a Low Power Pre-synchronization ASIP for Multimode SDR Terminals -- Area Efficient Fully Programmable Baseband Processors -- The Next Generation Challenge for Software Defined Radio -- Design Methodology for Software Radio Systems -- Power Efficient Co-simulation Framework for a Wireless Application Using Platform Based SoC -- A Comparative Study of Different FFT Architectures for Software Defined Radio -- Wireless Sensors -- Design of 100 ?W Wireless Sensor Nodes on Energy Scavengers for Biomedical Monitoring -- Tool-Aided Design and Implementation of Indoor Surveillance Wireless Sensor Network -- System Architecture Modeling of an UWB Receiver for Wireless Sensor Network -- An Embedded Platform with Duty-Cycled Radio and Processing Subsystems for Wireless Sensor Networks -- SensorOS: A New Operating System for Time Critical WSN Applications -- Review of Hardware Architectures for Advanced Encryption Standard Implementations Considering Wireless Sensor Networks -- k ?+? Neigh: An Energy Efficient Topology Control for Wireless Sensor Networks
Dimensions
unknown
Extent
1 online resource (xvii, 466 p.)
File format
multiple file formats
Form of item
  • online
  • electronic
Isbn
9783540736257
Level of compression
uncompressed
Other physical details
ill.
Quality assurance targets
absent
Reformatting quality
access
Specific material designation
remote
Stock number
978-3-540-73622-6
System control number
  • (OCoLC)184920529
  • (OCoLC)ocn184920529
  • (DE-He213)978-3-540-73625-7

Subject

Genre

Member of

Library Locations

  • African Studies LibraryBorrow it
    771 Commonwealth Avenue, 6th Floor, Boston, MA, 02215, US
    42.350723 -71.108227
  • Alumni Medical LibraryBorrow it
    72 East Concord Street, Boston, MA, 02118, US
    42.336388 -71.072393
  • Astronomy LibraryBorrow it
    725 Commonwealth Avenue, 6th Floor, Boston, MA, 02445, US
    42.350259 -71.105717
  • Fineman and Pappas Law LibrariesBorrow it
    765 Commonwealth Avenue, Boston, MA, 02215, US
    42.350979 -71.107023
  • Frederick S. Pardee Management LibraryBorrow it
    595 Commonwealth Avenue, Boston, MA, 02215, US
    42.349626 -71.099547
  • Howard Gotlieb Archival Research CenterBorrow it
    771 Commonwealth Avenue, 5th Floor, Boston, MA, 02215, US
    42.350723 -71.108227
  • Mugar Memorial LibraryBorrow it
    771 Commonwealth Avenue, Boston, MA, 02215, US
    42.350723 -71.108227
  • Music LibraryBorrow it
    771 Commonwealth Avenue, 2nd Floor, Boston, MA, 02215, US
    42.350723 -71.108227
  • Pikering Educational Resources LibraryBorrow it
    2 Silber Way, Boston, MA, 02215, US
    42.349804 -71.101425
  • School of Theology LibraryBorrow it
    745 Commonwealth Avenue, 2nd Floor, Boston, MA, 02215, US
    42.350494 -71.107235
  • Science & Engineering LibraryBorrow it
    38 Cummington Mall, Boston, MA, 02215, US
    42.348472 -71.102257
  • Stone Science LibraryBorrow it
    675 Commonwealth Avenue, Boston, MA, 02445, US
    42.350103 -71.103784

Library Links

Zepheira Logo
Structured data from the Bibframe namespace is licensed under the Creative Commons Attribution 4.0 International License by Boston University Libraries. Additional terms may apply to data associated with third party namespaces.
Processing Feedback ...