Coverart for item
The Resource VLSI-SoC: : from algorithms to circuits and system-on-chip design : 20th IFIP WG 10.5/IEEE international conference on very large scale integration, VLSI-SoC 2012, Santa Cruz, CA, USA, October 7-10, 2012, revised selected papers, edited by Andreas Burg, Ayṣe Coṣkun, Matthew Guthaus, Srinivas Katkoori, Ricardo Reis

VLSI-SoC: : from algorithms to circuits and system-on-chip design : 20th IFIP WG 10.5/IEEE international conference on very large scale integration, VLSI-SoC 2012, Santa Cruz, CA, USA, October 7-10, 2012, revised selected papers, edited by Andreas Burg, Ayṣe Coṣkun, Matthew Guthaus, Srinivas Katkoori, Ricardo Reis

Label
VLSI-SoC: : from algorithms to circuits and system-on-chip design : 20th IFIP WG 10.5/IEEE international conference on very large scale integration, VLSI-SoC 2012, Santa Cruz, CA, USA, October 7-10, 2012, revised selected papers
Title
VLSI-SoC:
Title remainder
from algorithms to circuits and system-on-chip design : 20th IFIP WG 10.5/IEEE international conference on very large scale integration, VLSI-SoC 2012, Santa Cruz, CA, USA, October 7-10, 2012, revised selected papers
Statement of responsibility
edited by Andreas Burg, Ayṣe Coṣkun, Matthew Guthaus, Srinivas Katkoori, Ricardo Reis
Title variation
  • From algorithms to circuits and system-on-chip design : 20th IFIP WG 10.5/IEEE international conference on very large scale integration, VLSI-SoC 2012, Santa Cruz, CA, USA, October 7-10, 2012, revised selected papers
  • 20th IFIP WG 10.5/IEEE international conference on very large scale integration, VLSI-SoC 2012, Santa Cruz, CA, USA, October 7-10, 2012, revised selected papers
Creator
Contributor
Editor
Provider
Subject
Genre
Language
eng
Summary
This book contains extended and revised versions of the best papers presented at the 20th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2012, held in Santa Cruz, CA, USA, in October 2012. The 12 papers included in the book were carefully reviewed and selected from the 33 full papers presented at the conference. The papers cover a wide range of topics in VLSI technology and advanced research. They address the current trend toward increasing chip integration and technology process advancements bringing about stimulating new challenges both at the physical and system-design levels, as well as in the test of these systems
Member of
Cataloging source
NUI
Image bit depth
0
LC call number
  • QA76.9.A73
  • QA76.9.S88
Literary form
non fiction
http://bibfra.me/vocab/lite/meetingDate
2012
http://bibfra.me/vocab/lite/meetingName
IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration
Nature of contents
dictionaries
http://library.link/vocab/relatedWorkOrContributorDate
1975-
http://library.link/vocab/relatedWorkOrContributorName
  • SpringerLink
  • Burg, Andreas
  • Coṣkun, Ayṣe.
  • Guthaus, Matthew.
  • Katkoori, Srinivas.
  • Reis, Ricardo A. L.
Series statement
IFIP Advances in Information and Communication Technology,
Series volume
418
http://library.link/vocab/subjectName
  • Integrated circuits
  • Systems on a chip
  • Computer science
  • Computer hardware
  • Computer network architectures
  • Computer Science
  • Computer System Implementation
  • Computer Systems Organization and Communication Networks
  • Computer network architectures
  • Computer science
  • Integrated circuits
  • Systems on a chip
Label
VLSI-SoC: : from algorithms to circuits and system-on-chip design : 20th IFIP WG 10.5/IEEE international conference on very large scale integration, VLSI-SoC 2012, Santa Cruz, CA, USA, October 7-10, 2012, revised selected papers, edited by Andreas Burg, Ayṣe Coṣkun, Matthew Guthaus, Srinivas Katkoori, Ricardo Reis
Instantiates
Publication
Copyright
Antecedent source
mixed
Bibliography note
Includes bibliographical references and index
Carrier category
online resource
Carrier category code
  • cr
Carrier MARC source
rdacarrier
Color
not applicable
Content category
text
Content type code
  • txt
Content type MARC source
rdacontent
Contents
FPGA-Based High-Speed Authenticated Encryption System -- A Smart Memory Accelerated Computed Tomography Parallel Backprojection -- Trinocular Stereo Vision Using a Multi Level Hierarchical Classification Structure -- Spatially-Varying Image Warping: Evaluations and VLSI Implementations -- An Ultra-Low-Power Application-Specific Processor with Sub-VT Memories for Compressed Sensing -- Configurable Low-Latency Interconnect for Multi-core Clusters -- A Hexagonal Processor and Interconnect Topology for Many-Core Architecture with Dense On-Chip Networks -- Fault-Tolerant Techniques to Manage Yield and Power Constraints in Network-on-Chip Interconnections -- On the Automatic Generation of Software-Based Self-Test Programs for Functional Test and Diagnosis of VLIW Processors -- SEU-Aware Low-Power Memories Using a Multiple Supply Voltage Array Architecture -- CMOS Implementation of Threshold Gates with Hysteresis -- Simulation and Experimental Characterization of a Unified Memory Device with Two Floating-Gates
Dimensions
unknown
Extent
1 online resource (x, 233 pages)
File format
multiple file formats
Form of item
  • online
  • electronic
Isbn
9783642450723
Level of compression
uncompressed
Media category
computer
Media MARC source
rdamedia
Media type code
  • c
Other control number
10.1007/978-3-642-45073-0
Other physical details
illustrations.
Quality assurance targets
absent
Reformatting quality
access
Specific material designation
remote
System control number
  • (OCoLC)868040953
  • (OCoLC)ocn868040953
Label
VLSI-SoC: : from algorithms to circuits and system-on-chip design : 20th IFIP WG 10.5/IEEE international conference on very large scale integration, VLSI-SoC 2012, Santa Cruz, CA, USA, October 7-10, 2012, revised selected papers, edited by Andreas Burg, Ayṣe Coṣkun, Matthew Guthaus, Srinivas Katkoori, Ricardo Reis
Publication
Copyright
Antecedent source
mixed
Bibliography note
Includes bibliographical references and index
Carrier category
online resource
Carrier category code
  • cr
Carrier MARC source
rdacarrier
Color
not applicable
Content category
text
Content type code
  • txt
Content type MARC source
rdacontent
Contents
FPGA-Based High-Speed Authenticated Encryption System -- A Smart Memory Accelerated Computed Tomography Parallel Backprojection -- Trinocular Stereo Vision Using a Multi Level Hierarchical Classification Structure -- Spatially-Varying Image Warping: Evaluations and VLSI Implementations -- An Ultra-Low-Power Application-Specific Processor with Sub-VT Memories for Compressed Sensing -- Configurable Low-Latency Interconnect for Multi-core Clusters -- A Hexagonal Processor and Interconnect Topology for Many-Core Architecture with Dense On-Chip Networks -- Fault-Tolerant Techniques to Manage Yield and Power Constraints in Network-on-Chip Interconnections -- On the Automatic Generation of Software-Based Self-Test Programs for Functional Test and Diagnosis of VLIW Processors -- SEU-Aware Low-Power Memories Using a Multiple Supply Voltage Array Architecture -- CMOS Implementation of Threshold Gates with Hysteresis -- Simulation and Experimental Characterization of a Unified Memory Device with Two Floating-Gates
Dimensions
unknown
Extent
1 online resource (x, 233 pages)
File format
multiple file formats
Form of item
  • online
  • electronic
Isbn
9783642450723
Level of compression
uncompressed
Media category
computer
Media MARC source
rdamedia
Media type code
  • c
Other control number
10.1007/978-3-642-45073-0
Other physical details
illustrations.
Quality assurance targets
absent
Reformatting quality
access
Specific material designation
remote
System control number
  • (OCoLC)868040953
  • (OCoLC)ocn868040953

Library Locations

  • African Studies LibraryBorrow it
    771 Commonwealth Avenue, 6th Floor, Boston, MA, 02215, US
    42.350723 -71.108227
  • Alumni Medical LibraryBorrow it
    72 East Concord Street, Boston, MA, 02118, US
    42.336388 -71.072393
  • Astronomy LibraryBorrow it
    725 Commonwealth Avenue, 6th Floor, Boston, MA, 02445, US
    42.350259 -71.105717
  • Fineman and Pappas Law LibrariesBorrow it
    765 Commonwealth Avenue, Boston, MA, 02215, US
    42.350979 -71.107023
  • Frederick S. Pardee Management LibraryBorrow it
    595 Commonwealth Avenue, Boston, MA, 02215, US
    42.349626 -71.099547
  • Howard Gotlieb Archival Research CenterBorrow it
    771 Commonwealth Avenue, 5th Floor, Boston, MA, 02215, US
    42.350723 -71.108227
  • Mugar Memorial LibraryBorrow it
    771 Commonwealth Avenue, Boston, MA, 02215, US
    42.350723 -71.108227
  • Music LibraryBorrow it
    771 Commonwealth Avenue, 2nd Floor, Boston, MA, 02215, US
    42.350723 -71.108227
  • Pikering Educational Resources LibraryBorrow it
    2 Silber Way, Boston, MA, 02215, US
    42.349804 -71.101425
  • School of Theology LibraryBorrow it
    745 Commonwealth Avenue, 2nd Floor, Boston, MA, 02215, US
    42.350494 -71.107235
  • Science & Engineering LibraryBorrow it
    38 Cummington Mall, Boston, MA, 02215, US
    42.348472 -71.102257
  • Stone Science LibraryBorrow it
    675 Commonwealth Avenue, Boston, MA, 02445, US
    42.350103 -71.103784
Processing Feedback ...